Subscribe Us

Synopsys hiring for Intern (Technical-Engineering RTL FE Design)

Synopsys hiring for Intern (Technical-Engineering RTL FE Design)


Company: Synopsys


Job Role: Intern (Technical-Engineering RTL FE Design)

Qualification: BTech / MTech In Electrical / Electronic engineering 

Batch: 2020, 2021, 2022, 2023, 2024

Salary: 3.5 LPA & Above

Job Location: Bangalore

Experience: Freshers /Experienced

About Company Synopsys:
Synopsys, Inc. is an American electronic design automation company headquartered in Sunnyvale, California, that focuses on silicon design and verification, silicon intellectual property and software security and quality. Synopsys supplies tools and services to the semiconductor design and manufacturing industry.

Job Description and Requirements:-

At Synopsys, we are Powering new era of innovation for high-performance silicon chips and exponentially growing amounts of software content. Synopsys is at the forefront of Smart Everything with the world’s most advanced technologies for chip design, verification, IP integration, and software security and quality testing. We help our customers innovate from silicon to software so they can bring amazing new products to life.
 
The candidate will be part of the Solutions Group, Bangalore, India. The position offers learning and growth opportunities. This is a Technical Intern role and offers challenges to work in a multi-site environment on technically challenging Design for IP Cores.
 
Selected candidate will be part of the DesignWare IP Design R&D team at Synopsys. He/She will be expected to specify, design/architect and implement FE RTL Design for the DesignWare family of synthesizable cores and perform quality checks for the deliverables.
 
Job role will have a combination of RTL quality verification by CDC/Lint check tools. The candidate will work closely with FE Verification Team and be part of a global team of experienced ASIC RTL Design Engineers.

Desirable Skills:-
Strong knowledge in Processor architecture and ASIC Design flow,
HDL Verilog/VHDL/SV,
Verification and Synthesis basics,
Knowledge of perl or/and python is plus,
Good communication skill,
Good debug and problem-solving skills.

Selection Process For Drive:-
Application Screening
Online Assessment
Technical Interviews
HR Interview

All candidates can apply for the Off-Campus Recruitment Drive 2024, they may apply for this position by clicking on the link given below before the link expire:

Registration Link:-

Post a Comment

0 Comments